FORM PTO-1449

SEP 2 0 7007

SUPPLEMENTAL

INFORMATION DISCLOSURE STATEMENT AND ADMINISTRATION OF THE PROPERTY OF THE PARTY OF THE PART

*		Page 1 of 3
ATTY. DOCKET NO. 1778.0200000	APPLICATION NO. 09/836,541	
FIRST NAMED INVENTOR Ryan C. Kinter		
FILING DATE April 18, 2001	ART UNIT 2183	

			U.S. PA	TENT DOCUMENTS			
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
n	AA1	3,631,405	12/1971	Hoff et al.			
4	AB1	3,794,980	02/1974	Cogar et al.			
W	AC1	3,811,114	05/1974	Lemay et al.			
6	AD1	3,840,861	10/1974	Amdahl et al.			
	AE1	3,983,541	09/1976	Faber et al.			
4	AF1	4,110,822	08/1978	Porter et al.		-	
4	AG1	4,149,244	04/1979	Anderson et al.			
4	AH1	4,229,790	10/1980	Gilliland et al.		-	
6	Al1	4,295,193	10/1981	Pomerene, James H.			
\sim	AJ1	4,432,056	02/1984	Almura, Harutsugu			
	_L	<u></u>	FOREIGN	PATENT DOCUMENTS			
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION
	AK1	EP 0 073 424 A2	03/1983	Europe		100.00	N/A
0							
	 		_				<u> </u>
· · · · · · · · · · · · · · · · · · ·							
	AO1		• •	No. 10/066,475, inventor 6 021,265, issued February 1			d February 1,
/	AP1	Preliminary Amend inventor Edward Co		bruary 1, 2002, in U.S. Re			
		February 1, 2000) ((15 pages).	, 2002 (Baco	d Un U.S. Pa	·	,232,12323
- M	AQ1	Case, Brian, "ARM	Architecture (Offers High Code Density: croprocessor Report, Vol. 5	Non-Tradition	nal RISC Er s. 11-14 (De	ncodes Many
<u></u>	AQ1	Case, Brian, "ARM Options in Each Ins	Architecture (Offers High Code Density:	Non-Tradition	nal RISC Er	ncodes Many
XAMINER	AQ1	Case, Brian, "ARM Options in Each Ins	Architecture (Offers High Code Density:	Non-Tradition 5, No. 23, pgs	nal RISC Er	ncodes Many ecember 18,

FORM PTO-1449 SEP 2 0 2005

SUPPLEMENTAL
INFORMATION DISCLOSURE STATEMENT

		Page 2 of 3
ATTY, DOCKET NO.	APPLICATION NO.	
1778.0200000	09/836,541	
FIRST NAMED INVENTOR		
Ryan C. Kinter		
FILING DATE	ART UNIT	
April 18, 2001	2183	

			U.S. PA	TENT DOCUMENTS			
EXAMINER		DOCUMENT	DATE	NAME	CLASS	SUB-	FILING DATE
INITIAL	AA2	4,467,409	08/1984	Potash <i>et al</i> .	CLASS	CLASS	FILING DATE
2	AB2	4,507,728	03/1985	Sakamoto et al.			
4	AC2	4,685,080	08/1987	Rhodes, Jr. et al.		- 	
<u> </u>	AD2	4,724,517	02/1988				
a				May, Michael D.			_
	AE2	4,777,594	10/1988	Jones et al.			_
	AF2	4,782,441	11/1988	Inagami et al.		-	
n	AG2	4,876,639	10/1989	Mensch Jr., William D.			
4	AH2	5,132,898	07/1992	Sakamura et al.			
	Al2	5,241,636	08/1993	Kohn, Leslie D.			
5	AJ2	5,355,460	10/1994	Eickemeyer et al.	<u> </u>	<u> </u>	
	1	LOCCUMENT	FOREIGN	PATENT DOCUMENTS		LOUD	· y
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION
حريا	AK2	EP 0 239 081 B1	09/1995	Europe			N/A
6	AL2	EP 0 324 308 B1	03/1996	Europe			N/A
6	-AM2	EP 0 368 332 B1	09/1997	Europe			N/A
		OTHER (Inc	luding Autho	or, Title, Date, Pertinent P	Pages, etc.)		
	AN2	Cobb, Paul, "TinyRIS 13 slides (7 pages) (6 embedded CPU core," P 23, 1996).	resentation	for Micropro	ocessor Forum,
4	AO2			ave of the Future?: Procesessor Report, Vol. 8, No. 2,			
4	AP2	IPP," Logic Program	nming: Proce	Architecture For A High Per sedings of the Fifth Internat Cambridge, MA, Vol. 2, pp	ional Confer	ence and S	
	⁄AQ2	NEC Data Sheet, MC NEC Electronics Cor	OS Integrated poration 200	d Circuit, uPD30121, VR412 0) (76 pages).	21 64-/32-Bit	Microproce	essor (Copyright
	AR2	NEC User's Manual, (Chapter 3) (Copyrig	VR4100 Seri	ies TM , 64-/32-Bit Microproce oration 2002).	essor Archite	ecture, pp.	1-11 and 54-83
	ì	(5					
EXAMINER					DATE	ONSIDERE	
	lial if mfa	2	or not eitation in	in conformance with MPEP 609.			

	THE
	1011
FORM PTO-1449 SUPPLEMENTA	eep a 0 2005
INFORMATION DISCLOSUR	STATEMENT
	PADEMAR

ATTY. DOCKET NO. 1778.0200000 APPLICATION NO. 09/836,541

FIRST NAMED INVENTOR Ryan C. Kinter

FILING DATE April 18, 2001 ART UNIT 2183

			U.S. PAT	ENT DOCUMENTS			
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
91	AA3	5,506,974	04/1996	Church et al.			
a	AB3	5,574,873	11/1996	Davidian, Gary G.			
n	AC3	5,732,234	03/1998	Vassiliadis et al.			
5	AD3	5,740,461	04/1998	Jaggar, David Vivian			
n	AE3	6,021,265	02/2000	Nevill, Edward Colles			
as	AF3	6,266,765 B1	07/2001	Horst, Robert W.			07/07/2000
4	AG3	6,272,620 B1	08/2001	Kawasaki <i>et al</i> .			04/04/2000
6	AH3	2001/0021970 A1	09/2001	Hotta et al.			05/14/2001
n	Al3	2004/0054872 A1	03/2004	Nguyen et al.			09/12/2003
UMM	AJ3						
			FOREIGN P	ATENT DOCUMENTS		-	···
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION
W	AK3	EP 0 449 661 B1	11/1995	Europe			N/A
1	AL3	GB 2 016 755 A	09/1979	United Kingdom			N/A
	АМЗ						Yes No
		OTHER (Incl	uding Autho	r, Title, Date, Pertinent Pa	ges, etc.)		
00	AN3	NEC User's Manual, (Chapter 4) (Copyrigh		1/32-Bit Microprocessor, uPoration 1998).	D30121, pp	o. 1-19 and	103-131
9	AO3	Ross, Roger, "There's (November 13, 1989)		e future for RISC," <i>Compute</i>	er Design, \	/ol. 28, No.	22, pp. 73-75
	AP3			•			
	AQ3						
	AR3					77/	7
EXAMINER					DATE	ONSIDERE	2
				n conformance with MPEP 609. D	raw line throu	gh citation if n	ot in conformance
and not consider	ev. mau	de copy of this form with ne	<u> AL MOHITHUMICATIO</u>	n to Applicant.			

		FOR	M PTO-1449		ATTY. DOCKET NO. 1778.0200000 FIRST NAMED INVENT	09/8	PLICATION NO. 136,541	Page 1 (
INFOR	MATIO	N DIS	SCLOSURE STAT	EMENT	Ryan C. Kinter FILING DATE	ARI	UNIT	·
					April 18, 2001 TENT DOCUMENTS	218	3	
XAMINER		Too	CUMENT	U.S. FA	TENT DOCUMENTS		SUB-	
NITIAL	AA1		MBER	DATE	NAME	CLASS	CLASS	FILING DATE
TPE	AB1							
	AC1							
9 7 8 200 E	AD1	-				R	CEIVE	D
, ART	AE1		_				D 2 0 200	
* THADEMARY	AF1					31		
	AG1					rectine	म् १८५ मार्गास	1130
	AH1							
	Al1		;					
	AJ1	<u> </u>						
	AK1							
EXAMINER			CUMENT	FOREIGN	PATENT DOCUMEN	TS	Teup	
NITIAL			MBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATIO
// U	AL1	0 1	09 567 A2	05/1984	EP0			
N	АМ1	0 1	70 ⁻ 398 A2	02/1986	EPØ			
9	AN1	wc	95/30187 A1	11/1995	wo	·		
	AO1							
	AP1				-		1	
	<u> </u>	ـــــ	OTHER (In	cluding Auth	or, Title, Date, Pertin	ent Pages, etc.)	1 .	<u></u>
	AR	1	from Multiple T	hreads," ACM	itary Processor Archite I SIGARCH Computer r Computing Machiner	Architecture New		
	AS	1						
	AT	1	7				1/2	1
EXAMINER			///A		s in conformance with MPE		ONSIDERED	

SP 2 8 TRADE

ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18
Stylesheet Version v18.0

Title of Invention

Mapping System and Method for Instruction Set Processing

RECEIVED

OCT 0 4 2004

Technology Center 2100

Application Number:

09/836541

Confirmation Number:

6813

First Named Applicant:

Ryan KINTER

Attorney Docket Number: 1778.0200000

Art Unit:

2183

Examiner:

Daniel H. Pan

Search string:

(4388682 or 4484268 or 5031096 or 5115500

or 5371864 or 5392408 or 5394558 or 5396634 or 5404472 or 5475824 or 5475853 or 5542060 or 5568646 or 5574941 or 5581718 or 5619667

or 5664136 or 5796973 or 5954830 or

6651160).pn.

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclas
4	1	4388682	1983-06-14	Eldridge			•
4	2	4484268	1984-11-20	Thoma et al.			
9	3	5031096	1991-07-09	Jen et al.			
1	4	5115500	1992-05-19	Larsen			
2	5	5371864	1994-12-06	Chuang			
9	6	5392408	1995-02-21	Fitch			
4	7	5394558	1995-02-28	Arakawa et al.			
M	8	5396634	1995-03-07	Zaidi et al.			
4	9	5404472	1995-04-04	Kurosawa et al.			
1	10	5475824	1995-12-12	Grochowski et al.			
h	11	5475853	1995-12-12	Blaner et al.			•
9	12	5542060	1996-07-30	Yoshida			
9	13	5568646	1996-10-22	Jaggar		•	
	14	5574941	1996-11-12	Horst			

	.4, •	•	₹.		
h	15	5581718	1996-12-03	Grochowski	
a	16	5619667	1997-04-08	Henry et al.	
4	17	5664136	1997-09-02	Witt et al.	
4	18	5796973	1998-08-18	Witt et al.	
4	19	5954830	1999-09-21	Ternullo, Jr.	
	20	6651160	2003-11-18	Hays	B1
Sign	ature				9/2h/g-
		Examine	Name		Date
	1/1/		Du		
				#6	